A fast-transient capacitor-free low-dropout regulator (LDO) based on a flipped-voltage-follower (FVF) structure has been designed with the proposed digital detecting technique. By increasing the slewing at the gate of the power transistor through detecting the dynamic changes inside the circuit, load-transient recovery time can be decreased by 99.8%. The quiescent current of the proposed LDO is only 3.9 µA under normal operation. In addition, the circuit maintains a small chip area of 0.04 mm 2 under 0.18 µm CMOS technology since no large RC components are needed to couple the output voltage spikes.
Introduction: The power-management IC is widely used in portable electronic applications. Different supply voltage levels and local on-chip power supplies are often required in the same chip. Owing to the size, speed and power requirements, a low-dropout regulator (LDO) is generally adopted for applications which need a fast-transient response and low noise.
The transient response of a LDO is limited by the size of the power transistor, the biasing current and the loop bandwidth. High quiescent current is very helpful to widen the small-signal bandwidth and increase the large-signal slew rate. However, this is not preferred in modern energy-sensitive battery-powered portable devices.
Effective strategies to solve the trade-offs between power consumption and the speed of a LDO are adaptive and dynamic biasing techniques [1] [2] [3] [4] [5] . In an adaptively biased LDO, a relative small transistor is often parallel with the power transistor to sense the loading current, and the bias current of an error amplifier is adjusted adaptively under different loading conditions [1, 2] . The circuit topology is simple and there is no obvious increase in chip area. However, since the bias current of the error amplifier is changing with loading current, frequency compensation becomes more difficult. Moreover, it is not so effective in improving the transient performance when the loading current level changes from high to low (H-L).
The dynamic biasing technique can solve the above problems. The popular method to introduce dynamic biasing is using RC highpass filters (HPFs) [3, 4] . In such configurations, the output voltage spikes can be coupled through the HPF, and then the biasing current of the error amplifier or the charging/discharging current at the gate of the power transistor can be increased momentarily. However, large capacitance and resistance are needed to couple the output voltage spikes. Thus, a large chip area is occupied by the HPFs. For example, the area of the required HPFs in [3] is more than half of the total chip area.
By considering power consumption and size, the digital detecting technique (DDT) is proposed to replace the large capacitors and resistors used for transient coupling. The proposed circuit is used to increase the charging or discharging current to the gate of the power transistor to increase the transient speed of the LDO. This current is generated by detecting the internal changes and generating voltage pulses to control the slewing current by using a set of digital circuits. In this case, no additional large chip area is needed as no RC components are required for transient improvement.
Digital detecting technique: Instead of using passive components such as capacitors and resistors, we propose a digital switch-based detection circuit in this Letter. The design is illustrated in Fig. 1a where two switches M dn and M up are used. In Fig. 1a , V SET can be generated with the same method as in [4] .
These switches are placed at the gate of a power P-type MOS (PMOS) transistor. Here, our design goal is to create an alternative path for controlling the charging/discharging of the gate capacitance of the power PMOS transistor. To achieve a fast response, this path has to be faster than the loop response for achieving a better load transient. This motivates us to apply digital signals for efficiently charging/discharging the gate capacitance of the power transistor. In addition, the digital detection circuit is small and only consumes power when the loading changes (during the load transient).
The detection circuit has two operation modes: low-to-high (L-H) and H-L loading changes. As shown in Fig. 1a , each of them entails a detection point: node A (L-H loading detection) and node B (H-L loading detection). The working mechanism will be explained subsequently. During the L-H load-transient period, the output is required to drive more current as there is no output capacitor. The power metal-oxide semiconductor field effect transistor (MOSFET) has a long response time due to the large parasitic capacitance. As a result, the output voltage V O decreases sharply. This reduces the gate-to-source voltage V GS of M C1 . Consequently, the drain-to-source current I DS of M C2 increases since I DS of M C1 decreases. Finally, the potential at the gate of the power MOSFET is reduced. However, due to the small biasing current I BIAS2 , the discharging current of the power MOSFET is insufficient for fast regulation.
The proposed design reduces the transient time by using a digital detection circuit as shown in Fig. 1b . The reduction of the gate potential of the power MOSFET will be detected at node A. The detected signal will then be delayed by passing through several inverters connected in series. Several delayed copies of the signal will appear at the input of an AND gate and a short pulse is generated at node A 3 . The pulse turns M up on and the gate of the power MOSFET will be discharged immediately. Therefore, the transient time can be shortened significantly.
The H-L loading detection works in a similar way as the L-H loading detection. As shown in Fig. 1b , several delayed signals are generated by passing the voltage at node B to a number of inverters connected in series. The delayed signals appear at the input of an NAND gate and a downward pulse is generated at node B 3 . The pulse turns M dn on and charges the gate of the power MOSFET immediately.
The working principle of the proposed circuit can be summarised in the timeline of Fig. 1c .
Measurement results:
The proposed design has been realised in a commercial 0.18 µm standard CMOS technology. The circuit maintains a reasonably small chip size of 0.04 mm 2 . The chip micrograph is shown in Fig. 2 . The circuit area of the proposed digital detection can be neglected as only a few digital gates are needed. The proposed digital detection circuit and the one without the digital detection circuit part have both undergone measurement for performance comparison. Under normal operation (V IN = 0.9 V and V O = 0.7 V), the measured quiescent current is 3.9 µA at the 50 mA loading condition.
The proposed design mainly improves the load-transient performance in the way of producing a large slewing current to charge/discharge the power PMOS gate. This can shorten the required regulation time. The measured load-transient responses under different output capacitances (0 and 100 pF) are shown in Fig. 3 , where the loading current changes between 0 and 50 mA within 0.1 µs under V IN = 0.9 V and V O = 0.7 V. The measured load-transient response time is improved from 80 to 0.1 µs when the loading current changes from 0 to 50 mA within 0.1 µs. With the proposed DDT, the response time due to loadtransient changes can be improved up to 800 times.
Conclusion:
A fast-transient LDO has been designed with the proposed digital detection circuit. Load-transient recovery time is decreased by 99.8% and the quiescent current is only 3.9 µA under normal operation. This small quiescent current is measured by detecting the dynamic changes inside the circuit in order to increase the slewing at the pass transistor gate capacitor. In addition, the circuit maintains a reasonably small chip size (of 0.04 mm 2 ) under 0.18 µm CMOS technology since no large RC components are needed to couple the output voltage spikes.
